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Abstract—The popularity of cloud computing has led to a
dramatic increase in the number of data centers in the world. The
ever-increasing computational demands along with the slowdown
in technology scaling has ushered an era of power-limited servers.
Techniques such as near-threshold computing (NTC) can be used
to improve energy efﬁciency in the post-Dennard scaling era. This
paper describes an architecture based on the FD-SOI process
technology for near-threshold operation in servers. Our work
explores the trade-offs in energy and performance when running
a wide range of applications found in private and public clouds,
ranging from traditional scale-out applications, such as web
search or media streaming, to virtualized banking applications.
Our study demonstrates the beneﬁts of near-threshold operation
and proposes several directions to synergistically increase the
energy proportionality of a near-threshold server.
I. INTRODUCTION
The backbone of today’s Information Technology (IT) is
large-scale datacenters that host a myriad of IT services, such
as search and social connectivity, and operate under strict sub-
second quality-of-service requirements. State-of-the-art data-
centers deployed by IT giants, such a Microsoft and Google,
host several thousands of servers, have huge acquisition costs
($100+ million), and have vast power footprints (5-20 MW).
Datacenter energy footprint has been estimated to be at 1.3%
of the global energy usage and to grow at 20% per year due
to a rapid rate of deployment of new datacenters [1].
In a typical scale-out software architecture, requests are
independently distributed across servers that do not share
any state, and the performance characteristics of each server
dictates the datacenter’s overall performance. In order to
maximize the computation power of each server, processor and
system vendors have turn to customized server architectures
for datacenters, identifying and eliminating the bottlenecks in
conventional server processors executing scale-out workloads.
Unfortunately, technology scaling has started to lag behind.
As we penetrate into the deep submicron era, successive
technology generations have dramatically increased the chip’s
power density due to the stagnant of supply voltages. This
phenomenon, i.e., end of Dennard scaling, results in an un-
derutilization of the available transistors on the chip, a trend
which is expected to continue and escalate in the future.
Low-voltage operation is a well-known technique to im-
prove energy efﬁciency of digital computing devices, due
to the quadratic dependency of the dynamic power with
the supply voltage [2]. In traditional ﬁelds of ultra-low-
power applications, Near-Threshold Computing (NTC) has
been demonstrated to provide up to an order of magnitude
of improvement in energy efﬁciency [3] at the cost of perfor-
mance. Interestingly, none of the prior work has considered
near-threshold operation for servers, due to the strict sub-
second Quality of Service (QoS) requirements of scale-out
workloads.
In this paper, we propose an architecture for near-threshold
server processors to cope with the computational demands of
datacenter workloads, and show how energy efﬁciency can
be greatly improved by reducing frequency while meeting the
strict QoS requirements. Our contributions are as follows:
• We present an architecture for near-threshold servers
specially tailored to the execution of cloud computing
applications, and propose accurate power models for the
processor and the memory subsystem.
• We derive the frequency setup that maximizes efﬁciency
for a wide set of cloud workloads while meeting the strict
QoS requirements needed for both private and public
cloud scenarios, and show the efﬁciency tradeoffs in the
context of a holistic server architecture, including the
processor and memory.
• We show how important energy savings can be achieved
by using the FD-SOI technology when running both tradi-
tional virtualized applications and scale-out applications,
by appropriately setting processor voltage and frequency.
The remainder of this paper is organized as follows. In
Sec. II, we describe the server architecture and power models.
Sec. III describes the applications along with their features
and describes the proposed scenarios. Sec. IV presents the
experimental setup, whereas Sec. V draws the results. Finally,
conclusions are drawn in Sec. VI.
II. FD-SOI SERVER ARCHITECTURE
A. Process Technology
In this work, we exploit the capabilities of UTBB FD-SOI
technology at low voltage to target near-threshold server ap-
plication domain. With respect to traditional bulk technology,
FD-SOI gives an increased voltage range and even higher
performance for the same energy thanks to the better behavior
of transistors at low voltage [4]. In addition, body biasing can
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Fig. 1: A57 performance and power model in bulk, FD-SOI and FD-SOI+FBB.
give an extra edge. In FD-SOI back-bias voltage can be varied
from -3V Reverse Body Biasing (RBB) using conventional-
well transistors up to +3V Forward Body Biasing (FBB) using
ﬂip-well transistors [5]. Applying such a strong bias has a
signiﬁcant impact on the leakage performance trade-off as
the threshold voltage of transistors varies by 85mV when
the bias voltage value is changed by 1V. In the context of
near-threshold server applications, the described capabilities
of UTBB FD-SOI technology can be exploited to:
1) Operate at the best energy efﬁciency point for a given
performance target. By exploiting FBB, it is possible
to reduce the supply voltage of a device to achieve the
best energy point, at the cost of increased leakage, im-
proving energy efﬁciency in dynamic-power dominated
operating regions.
2) Manage spikes of computation. FBB allows to temporar-
ily boost the operating frequency of processors. With
respect to voltage scaling, forward body biasing allows
to speed-up transitions between the normal and boost
modes. For example, the back-bias voltage of a 5mm2
Cortex A9 processor can switch between 0V and 1.3V
in less than 1μs [5].
3) Achieve state-retentive leakage management. With RBB,
we can temporarily enter low-leakage sleep mode, re-
ducing leakage power by up to an order of magni-
tude [5]. With respect to traditional power gating tech-
niques, body biasing allows faster transitions between
the two modes, and is intrinsically state-retentive.
4) Manage variations. Part of the body bias range can
be used to mitigate the effect of variations that are
magniﬁed in near-threshold operation, leaving the re-
maining part available for performance energy trade-off
and power management [6].
The 28nm UTBB FD-SOI technology is currently produced
by Samsung and ST Microelectronics, while the 20nm tech-
nology is under development by Global Foundries, where the
production of this node is expected the second quarter of
2016. In the context of this work, we consider a ﬂip-well
(LVT) implementation of 28nm UTBB FD-SOI technology,
able to provide higher frequencies than the conventional-well
ﬂavor, and featuring FBB in the range 0V-3V, suitable for
high-performance applications.
B. Server Architecture
We model chips with an area of 300mm2, and a power
budget of 100W. The cores are modeled after Cortex-A57,
a 3-way Out-of-Order (OoO) core, resembling those used
in specialized many-cores for servers [7], [8]. Following the
scale-out processor methodology [9], the chip is organized as
a set of clusters, which exhibit an optimal ratio between core
count and cache size. Although we calculate the optimal ratio
as a 16-core cluster with a 4MB Last-Level Cache (LLC), we
model 4-core clusters due to a lower simulation turnaround
time. We verify that the cluster’s core count does not affect the
trends of results presented in the paper. Each cluster features
a cache-coherent crossbar interconnect and runs its own OS
image. Besides the cores, caches, and interconnects, the chip
features a set of I/O peripherals along the chip’s edge, which
are modeled using McPAT [10] following a Sun UltraSparc
T2 conﬁguration.
The processor comprises four DDR4 memory channels
clocked at 1600MHz with a peak bandwidth of 25.6GB/s per
channel. We model 4 ranks per channel and 8x 4Gbit DRAM
chips following Micron’s speciﬁcations [11]. Therefore, the
server’s total memory capacity is 64GB.
C. Power models
1) Cores: To evaluate the performance and energy-
efﬁciency of the presented server platform, we extract a per-
formance and power model from state-of-the-art manufactured
ARM-v8 devices and 28nm FD-SOI STM test chips [5]. We
combine the 28nm FD-SOI power and performance model of
a recent Cortex A9 implementation of STM in 28nm bulk
and FD-SOI, considering the differences in pipeline length
ratio and critical path between Cortex A57 and Cortex A9.
These parameters are extracted by comparing the different
voltage to frequency ratio present in the Samsung Exynos
processor family. The frequency/voltage information can be
extracted from the Linux CPUFreq drivers. We observe that
on average the Cortex A57 is 1.17x faster (higher-frequency)
than the Cortex A9 while the Cortex A53 is only 1.08x faster
than the Cortex A9. We combine this information with the
active and static energy per clock cycle at the different DVFS
levels from the Samsung Exynos 5433 processors to scale its
energy ﬁgures to the STM 28nm bulk and FD-SOI technology
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TABLE I: Power of an 8x 4Gbit DDR4 chip at 1.6GHz
EIDLE [nJ/cycle] EREAD [nJ/byte] EWRITE [nJ/byte]
0.0728 0.2566 0.2495
by using the trends reported in [5]. Then, we extend the
performance and power model to the NTC region ﬁtting a
template extracted from measurements of a 28nm UTBB FD-
SOI near-threshold parallel processor [6].
The non-ﬁlled marked lines of Figure 1 show the voltage
level required at each frequency for each technology. We see
that the use of the FD-SOI technology increases the frequency
w.r.t. pure bulk, moreover the body-bias (FD-SOI FBB) can be
used to increase the maximum speed at ﬁxed voltage. While
pure bulk A57 has timing issues when operating in the low
voltage region (0.5V), the FD-SOI implementation reaches
almost 100MHz, which increases to more than 500MHz with
forward body-bias. The ﬁlled marked lines in Figure 1 show
that FD-SOI by itself leads to a signiﬁcant reduction in the
power consumption at the same frequency w.r.t bulk silicon.
Moreover, FBB further increases power savings. This power
gain increases as the voltage supply reduces, producing the
maximum beneﬁts in the near-threshold operating region.
2) Uncore: The LLC and interconnect of each cluster,
and the I/O peripherals of the processor die, are the uncore
components. We use CACTI to estimate the LLC energy and
to account for cutting-edge leakage reduction techniques [12],
[13]. A 1MB slice of the LLC dissipates power in the order of
500mW, mostly due to leakage. Additionally, we estimate the
energy consumed by the on-chip network links and switch
fabrics based on prior work [14], consuming 25mW for a
crossbar. We use McPAT [10] to calculate the power consump-
tion of all the I/O peripherals of the server die, resulting in
5W. We assume that the LLC, crossbar, and peripherals are on
a different voltage/clock domain from the core, and therefore
their static and dynamic power consumption is not affected by
the cores voltage/frequency point.
3) Memory: We estimate DDR4 background power and
energy per operation based on Micron models and speciﬁ-
cations [11], [15]. Table I shows the power consumption of
an 8x 4Gbit DRAM chip. Note that in order to calculate the
total power consumption, we scale these numbers to match the
number of ranks in the system and the application’s memory
bandwidth consumption.
III. DESIGN SPACE EXPLORATION
A. Application description
1) Scale-out applications: As a representative set of emerg-
ing scale-out server applications, we use the CloudSuite
benchmark suite [16]. The selected benchmarks are Data
Serving, a NoSQL data store, Web Search, a web search
engine application, Web Serving, a modern web server serving
dynamic content, and Media Streaming, a streaming service
for sharing media content.
2) Virtualized applications: For virtualized applications, we
use synthetic workloads representative of managed hosting
and business computation for banking applications. These
VMs perform batch ﬁnancial analysis, mainly based on matrix
multiplication and manipulation, and both their CPU and
memory utilization can be tuned. To consider representative
values for memory usage, we use a dataset from Bitbrains [17]
containing the performance traces of 1750 VMs. Based on this
traces, we obtain statistics about memory utilization. In order
to run the experiments in work-case scenarios, we tune the
workloads to maximize CPU utilization.
B. Deployment environments
1) Private cloud: Cloud operators rely on private clouds to
deliver a wide range of scalable online services, such as search
and social connectivity. State-of-the-art data centers deployed
by IT giants, such as Google and Microsoft, operate under
strict sub-second QoS requirements. Conventional techniques
to increase server efﬁciency, such as server consolidation and
batching, which consolidates the load into a fraction of servers,
and delays requests to induct long periods of idleness, respec-
tively, are not possible. Additionally, co-scheduling several
applications on the same server to utilize spare processing
power is also not an option. The reason is that the state of
these applications greatly exceeds the capacity of a small
fraction of the servers, and delaying requests for hundreds
of milliseconds to achieve deep sleep modes results in QoS
violations [18], [19]. Furthermore, co-scheduling workloads
on the same server is often not possible as these applications
utilize most of the memory and any interference can lead to
unacceptable degradations in QoS [20], [21].
2) Public cloud: The second environment considers a pub-
lic cloud, such as Amazon Web Services or Google Cloud
Platform, offering services that range from traditional vir-
tualized applications, to scale-out applications, with relaxed
QoS constraints. As a result of the analysis over the Bitbrains
traces, we use two types of VMs representative of banking
traces: i) low-memory utilization VMs with 100MB memory
provisioning (namely VMs low-mem), and ii) high memory
utilization VMs with 700MB provisioning (namely VMs high-
mem). Note that the QoS requirements vary between the scale-
out applications and the VMs. For scale-out applications, the
tail latency (i.e., 95-th or 99-th percentile latency) imposes
the minimum QoS. In contrast, the proposed VMs run batch
tasks without user interaction. Hence, we deﬁne the QoS
requirement to be the maximum degradation in the execution
time of a batch task. According to our industrial partners,
the minimum degradation observed in their production data
centers is 2x, while the maximum degradation can reach values
as high as 4x [22].
IV. EXPERIMENTAL SETUP
Following the processor organization described in Sec-
tion II, the server die can accommodate 9 clusters before
hitting the area limit. Each cluster contains 4 Cortex A57,
3-way OoO, with an instruction window of 128 instructions.
2016 Design, Automation & Test in Europe Conference & Exhibition (DATE) 9
0 0.5 1 1.5 2
0
0.5
1
1.5
2
Core Frequency (GHz)
N
or
m
al
iz
ed
99
-t
h
la
te
nc
y
Data Serving Web Search
Web Serving Media Streaming
QoS limit
Fig. 2: 99-th percentile latency normalized to the QoS.
Each core integrates a 32KB 2-way L1-I and L1-D cache.
Each cluster hosts a uniﬁed 4MB 16-way LLC with 4 banks.
The cores and the LLC banks are interconnected through a
crossbar. The chip features a total of 36 cores and uses the
28nm FD-SOI process technology.
For our experiments, we use the Flexus full-system cycle-
accurate simulation infrastructure [23]. Flexus models the
SPARCv9 ISA and runs an unmodiﬁed Solaris 10 operating
system. Flexus extends the Simics functional simulator with
timing models of out-of-order cores, caches, on-chip protocol
controllers and interconnects, and DRAM. DRAM is modeled
by integrating DRAMSim2 [24] directly into Flexus. We
conﬁgure DRAMSim2 following Micron’s DDR4 speciﬁca-
tions [11].
We evaluate this work using contemporary server appli-
cations taken from CloudSuite [16]. To enable virtualization
in Solaris 10, we employ Solaris containers (a.k.a., Solaris
Zones), which are integrated with the operating system. We
run one Solaris container instance on each of the cores of
the cluster. Each container runs one instance of a synthetic
banking application, that is tuned to obtain various CPU and
memory stress levels for the containers.
To accelerate simulations, we employ the SMARTS sam-
pling methodology [25]. Our samples are drawn over an inter-
val of 10 seconds of simulated time. For each measurement,
we launch simulations from checkpoints with warmed caches
and branch predictors, and run 100K cycles (2M cycles for
Data Serving) to achieve a steady state of detailed cycle-
accurate simulation prior to collecting measurements for the
subsequent 50K cycles (400K for Data Serving). To measure
performance, we use the ratio of the aggregated number of
application instructions committed to the total number of
cycles (including cycles spent executing operating system
code); this metric, user instructions per cycle (UIPC), or user
instructions per second (UIPS), has been shown to reﬂect
system throughput [23]. Performance is measured at a 95%
conﬁdence level and an average error below 2%.
V. RESULTS
A. Quality-of-Service
We have shown that NTC allows to operate in a wide
range of voltage and frequency points to improve energy
efﬁciency. However, the strict QoS requirements of scale-out
applications, in the order of milliseconds, makes it unclear
whether this technology is suitable for server processors. In
order to understand the effects of the voltage/frequency points
on the latency of a request, we run CloudSuite benchmarks on
real hardware, Intel Core i7-4785T [26] set at 2GHz, in a near-
zero contention conﬁguration, to calculate the minimum 99-
th percentile latency [27]. Then, we simulate the CloudSuite
applications in Flexus for different frequency points ranging
from 2GHz down to 100MHz, and observe the effect of the
frequency on the application’s throughput, dictated by the
UIPS of the simulation. Last, we scale the calculated latencies
accordingly. This methodology is correct because the number
of user instructions executed per request remains constant
across any contention point [23].
Figure 2 shows how the latency of a request scales with the
frequency. The results are normalized to the QoS requirement
of the applications. We estimate the QoS requirements based
on public sources [27], [28], assuming them to be 20ms,
200ms, 200ms, and 100ms, for Data Serving, Web Search,
Web Serving, and Media Streaming respectively. As shown
in the ﬁgure, the applications are able to operate at very
low frequency points (200MHz-500MHz) without violating
the QoS requirements.
For the virtualized applications, instead of obtaining the
minimum latency, we compute the performance degradation
of the workloads taking as a baseline the 2GHz frequency,
i.e., we compute the increase in execution time as frequency
decreases. By assuming the maximum boundary of 4x degra-
dation proposed in Sec. III, frequency can be decreased down
to 500MHz. Even by limiting the maximum degradation to 2x,
frequency could still be reduced to 1GHz.
In conclusion, we are able to signiﬁcantly reduce the
frequency of the cores while meeting the strict latency require-
ments of scale-out applications and complying with acceptable
degradation for virtualized applications.
B. Energy Efﬁciency
1) Cores: To understand the efﬁciency beneﬁts of reducing
the voltage/frequency points, we plot, in Figure 3a, the total
number of UIPS at the chip level divided by the total power
consumption of the A57 cores. As expected, due to the
cubic relation between frequency and power, and the linear
relation between throughput and frequency, the lower the
frequency, the higher the energy efﬁciency. However, there
is a voltage point, 0.5v, where cores become non-functional
due to the L1 cache, before entering a low-frequency region
where leakage brings efﬁciency down. In conclusion, the most
energy-efﬁcient design is the one that operates at the lowest
voltage/frequency point. Hence, in the context of scale-out
applications, the QoS requirements dictate this operating point,
which ranges 200MHz-500MHz. Maximum energy-efﬁciency
at low power operating point has the advantage of reducing
the overall system Thermal Design Power (TDP)—easing the
thermal design and dark-silicon effects. For the virtualized
applications, we observe the same trend, Figure 4a, for both
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Fig. 3: Efﬁciency of the cores, SoC, and server calculated as UIPS/Watt as the core frequency varies for the scale-out workloads.
the high-memory and the low-memory VMs. As can be seen,
the UIPS of VMs high-mem is higher than VMs low-mem,
as apart from increasing memory usage VMs high-mem also
increase CPU boundness when compared to VMs low-mem.
Depending on the limit imposed to degradation (i.e., 2x or 4x)
best frequency ranges from 500MHz to 1GHz.
2) SoC: Previously, we have considered core power to com-
pute efﬁciency. However, there are other components in the
processor die, i.e., SoC, that dissipate power. Each cluster has
a LLC and a crossbar interconnect that operate at a different
voltage/frequency point than that of the cores. Additionally,
there is a set of I/O peripherals along the chip’s edge that
consume power regardless of the state of the cores. Figure 3b,
considers UIPS at the chip level, divided by the total power
consumption of the SoC, for scale-out applications, whereas
Figure 4b, reports the same metric for VMs. As we can see, the
most efﬁcient energy point is not the lowest core frequency.
The reason is that there is a point at which the reduction
in throughput is not compensated by the power reduction in
the cores, as the power of the remaining chip components
dominate. This constant power at the chip level pushes the
most energy efﬁcient point to 1GHz of core frequency.
3) Server: Besides the processor, the memory subsystem
is an important contributor to overall server power [29].
Although the dynamic power consumption of the memory
scales with the frequency of the cores, as the cores issue
fewer references per unit of time, the background power
consumption remains constant. Figure 3c, considers UIPS at
the chip level, divided by the total power consumption of the
server, which considers the power of the SoC and the memory
subsystem for the scale-out applications. As expected, the
optimal efﬁciency point moves to the right to around 1.2GHz.
For virtualized applications, the same trend can be observed
in Figure 4c, reaching its peak at the same frequency point
(1GHz). In both scenarios, the optimal efﬁciency point moves
further to the right as other system components, which are not
energy proportional, are taken into account.
Overall, the aforesaid results, Figures 3 and 4, show sig-
niﬁcant potential for the NTC process technology for servers.
However, in order to achieve signiﬁcant improvements in
energy efﬁciency, not only the cores, but also the rest of the
components of the processor, and all the server components
of the system need to be energy proportional [30].
C. Discussion
The results shown in the paper unveil some interesting
trade-offs to increase the energy efﬁciency of servers. First,
server workloads tolerate low core frequency, enabling near-
threshold operating voltage. However, not all SoC compo-
nents scale with the core voltage, shifting the most energy-
efﬁcient point to a higher frequency, i.e., 1GHz. Hence, there
are interesting challenges and opportunities to increase the
energy-efﬁciency at the SoC level, by making the uncore
components and DRAM more energy proportional, instead of
optimizing the design for the TDP. More speciﬁcally, when
operating at near-threshold operation, the server is still energy-
bound instead of power/thermal bound. While power/thermal
bound is fundamental and can be addressed with cutting-
edge cooling technology, energy optimizations can be achieved
at the circuit, architecture, and control level. In this per-
spective, FD-SOI provides effective knobs to improve energy
proportionality using BB to reduce leakage, or alternatively to
provide local boost in a very ﬁne-grained and reactive fashion.
Additionally, this technology is applicable not only for the
cores, but also for the uncore components. Additionally, and
as seen in the paper, the background power of the memory
dominates the total server power as the power consumption
of the SoC decreases. Therefore, memory technologies that
exhibit lower background power than DDR4, such as mobile
DRAM (LPDDR4), could be used to increase the energy
proportionality of the servers [31].
Finally, given that the core frequency can be greatly re-
duced, application consolidation should be possible in these
scenarios. Specially, under the more relaxed latency constraints
of the public cloud environments, where servers are usually
oversubscribed, the optimal energy efﬁciency point could be
adjusted to accommodate more workloads on the same server.
Our work opens new research challenges on the area of
workload co-allocation, which will be tackled in the future.
VI. CONCLUSIONS
As Moore’s law continues to integrate more transistors on a
chip, the end of Dennard scaling is unveiling an era of power-
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Fig. 4: Efﬁciency of the cores, SoC, and server calculated as UIPS/Watt as the core frequency varies for the virtualized apps.
limited chips. Near-threshold computing is a well-known
voltage-scaling technique to reduce the energy consumption
of the transistors. In this work, we shed light on NTC in
the context of server processors, demonstrating that signiﬁcant
improvements in energy efﬁciency can be achieved, while
meeting the strict QoS requirements of scale-out workloads.
Additionally, we show that in order to substantially increase
the energy efﬁciency of a server, all the server components of
the system, not only the cores, need to be energy proportional.
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